A high speed open source controller for FPGA partial reconfiguration

Kizheppatt Vipin, Suhaib A. Fahmy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

37 Citations (Scopus)

Abstract

Partial Reconfiguration (PR) is an advanced technique, which improves the flexibility of FPGAs by allowing portions of a design to be reconfigured at runtime by overwriting parts of the configuration memory. PR is an important enabler for implementing adaptive systems. However, the design of such systems can be challenging, and this is especially true of the configuration controller. The generally supported methods and IP have low throughput, resulting in long configuration time that precludes PR from systems where this operation needs to be fast. In this paper, we present a high-speed configuration controller that provides several features useful in adaptive systems. The design has been released for use by the wider research community.

Original languageEnglish
Title of host publicationFPT 2012 - 2012 International Conference on Field-Programmable Technology
Pages61-66
Number of pages6
DOIs
Publication statusPublished - 2012
Externally publishedYes
Event2012 International Conference on Field-Programmable Technology, FPT 2012 - Seoul, Korea, Republic of
Duration: Dec 10 2012Dec 12 2012

Publication series

NameFPT 2012 - 2012 International Conference on Field-Programmable Technology

Conference

Conference2012 International Conference on Field-Programmable Technology, FPT 2012
CountryKorea, Republic of
CitySeoul
Period12/10/1212/12/12

ASJC Scopus subject areas

  • Logic

Fingerprint Dive into the research topics of 'A high speed open source controller for FPGA partial reconfiguration'. Together they form a unique fingerprint.

Cite this