A memristor-CMOS braun multiplier array for arithmetic pipelining

Seungbum Baek, Jason K. Eshraghian, Sang Hyun Ahn, Alex James, Kyoungrok Cho

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

A multiplier is a core building block in most digital signal and image processing systems and increasingly so in neural processing units. The latter must parallelize very large scale multiply-and-accumulate operations in deep learning with reconfigurable weights to be multiplied with varying input. In light of this, we propose a memristor-CMOS hybrid multiplier which uses a Braun structure to enable segmentation of the multiplier array to process various multiplication operations simultaneously with reconfigurable bit-widths by varying a control signal, all on the same multiplier. This enables an increase in computational throughput. Memristors are used as basic logic elements and improve area utilization by fabricating them in the back end of the line before the pad level. The CMOS chip is fabricated in the SK Hynix 180-nm process with TiO2 memristors separately deposited on top. A performance evaluation is undertaken under a 4-point Fast Fourier Transform, demonstrating a decrease in area by 17% and power consumption by 35%-49% with a 100MHz system clock when compared to similarly behaving CMOS multipliers.

Original languageEnglish
Title of host publication2019 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages735-738
Number of pages4
ISBN (Electronic)9781728109961
DOIs
Publication statusPublished - Nov 2019
Event26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019 - Genoa, Italy
Duration: Nov 27 2019Nov 29 2019

Publication series

Name2019 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019

Conference

Conference26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019
CountryItaly
CityGenoa
Period11/27/1911/29/19

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Control and Optimization
  • Computer Networks and Communications
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'A memristor-CMOS braun multiplier array for arithmetic pipelining'. Together they form a unique fingerprint.

Cite this