TY - JOUR
T1 - A switched-capacitor power converter with unequal duty cycle for ripple reduction and efficiency improvement
AU - Wu, Yulun
AU - Mustafa, Yerzhan
AU - Lu, Yan
AU - Ruderman, Alex
AU - Martins, Rui P.
N1 - Funding Information:
Work funded by the Research Committee of University of Macau (under MYRG2017-00037-AMSV ), and the FDCT- NSFC joint project 006/2016/AFJ , and the International Science & Technology Cooperation Program of Guangzhou ( 201807010065 ).
PY - 2020/10
Y1 - 2020/10
N2 - This work applies unequal duty cycle to switched-capacitor (SC) dc-dc converters to improve its output ripple as well as the power conversion efficiency. By adjusting the duty cycle, the capacitor charge and discharge states are reasonably balanced. Therefore, we effectively reduce the output ripple and the charge redistribution loss, improving the efficiency. A SC converter verifies this scheme with voltage conversion ratios (VCRs) of 1/4 and 1/3, in a 65 nm CMOS low-power process. Operating with a switching frequency of 33 MHz, an input voltage of 2.4 V, an output range of 0.5–25 mA, and a VCR of 1/4, the peak efficiency increases by 1.0% and the output ripple drops by 43.6%, when compared with the equal duty cycle mode. With the input voltage equal to 1.8 V and the VCR = 1/3, the peak efficiency increases by 0.7% and the output ripple reduces by 48.0%, compared to the equal duty cycle mode.
AB - This work applies unequal duty cycle to switched-capacitor (SC) dc-dc converters to improve its output ripple as well as the power conversion efficiency. By adjusting the duty cycle, the capacitor charge and discharge states are reasonably balanced. Therefore, we effectively reduce the output ripple and the charge redistribution loss, improving the efficiency. A SC converter verifies this scheme with voltage conversion ratios (VCRs) of 1/4 and 1/3, in a 65 nm CMOS low-power process. Operating with a switching frequency of 33 MHz, an input voltage of 2.4 V, an output range of 0.5–25 mA, and a VCR of 1/4, the peak efficiency increases by 1.0% and the output ripple drops by 43.6%, when compared with the equal duty cycle mode. With the input voltage equal to 1.8 V and the VCR = 1/3, the peak efficiency increases by 0.7% and the output ripple reduces by 48.0%, compared to the equal duty cycle mode.
KW - Power integrated circuits
KW - Ripple reduction
KW - Switched mode power supplies
KW - Unequal duty cycle
UR - http://www.scopus.com/inward/record.url?scp=85091213507&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85091213507&partnerID=8YFLogxK
U2 - 10.1016/j.mejo.2020.104888
DO - 10.1016/j.mejo.2020.104888
M3 - Article
AN - SCOPUS:85091213507
VL - 104
JO - Microelectronics
JF - Microelectronics
SN - 0959-8324
M1 - 104888
ER -