An approach to synthesis of reversible circuits for partially specified functions

Marek Perkowski, Robert Fiszer, Pawel Kerntopf, Martin Lukac

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

We provide several extensions of the new approach to the minimization of reversible circuits based on PSE gates and ESOPOS circuits. These circuits realize the Exclusive-Or-Sum-of-Product-Sums (ESOPOS) structure where every output is an exclusive-or of Product-Sum-Exor (PSE) gates which generalize the multi-input Toffoli gates. We also propose a new efficient realization of the PSE gate that uses external-binary, internal-ternary logic.

Original languageEnglish
Title of host publicationProceedings of the IEEE Conference on Nanotechnology
DOIs
Publication statusPublished - 2012
Externally publishedYes
Event2012 12th IEEE International Conference on Nanotechnology, NANO 2012 - Birmingham, United Kingdom
Duration: Aug 20 2012Aug 23 2012

Other

Other2012 12th IEEE International Conference on Nanotechnology, NANO 2012
CountryUnited Kingdom
CityBirmingham
Period8/20/128/23/12

Fingerprint

Networks (circuits)
synthesis
products
logic
optimization
output

Keywords

  • Quantum computing
  • Reversible circuits

ASJC Scopus subject areas

  • Bioengineering
  • Electrical and Electronic Engineering
  • Materials Chemistry
  • Condensed Matter Physics

Cite this

Perkowski, M., Fiszer, R., Kerntopf, P., & Lukac, M. (2012). An approach to synthesis of reversible circuits for partially specified functions. In Proceedings of the IEEE Conference on Nanotechnology [6322122] https://doi.org/10.1109/NANO.2012.6322122

An approach to synthesis of reversible circuits for partially specified functions. / Perkowski, Marek; Fiszer, Robert; Kerntopf, Pawel; Lukac, Martin.

Proceedings of the IEEE Conference on Nanotechnology. 2012. 6322122.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Perkowski, M, Fiszer, R, Kerntopf, P & Lukac, M 2012, An approach to synthesis of reversible circuits for partially specified functions. in Proceedings of the IEEE Conference on Nanotechnology., 6322122, 2012 12th IEEE International Conference on Nanotechnology, NANO 2012, Birmingham, United Kingdom, 8/20/12. https://doi.org/10.1109/NANO.2012.6322122
Perkowski M, Fiszer R, Kerntopf P, Lukac M. An approach to synthesis of reversible circuits for partially specified functions. In Proceedings of the IEEE Conference on Nanotechnology. 2012. 6322122 https://doi.org/10.1109/NANO.2012.6322122
Perkowski, Marek ; Fiszer, Robert ; Kerntopf, Pawel ; Lukac, Martin. / An approach to synthesis of reversible circuits for partially specified functions. Proceedings of the IEEE Conference on Nanotechnology. 2012.
@inproceedings{a0855744b7be43b8b024964abd6d9447,
title = "An approach to synthesis of reversible circuits for partially specified functions",
abstract = "We provide several extensions of the new approach to the minimization of reversible circuits based on PSE gates and ESOPOS circuits. These circuits realize the Exclusive-Or-Sum-of-Product-Sums (ESOPOS) structure where every output is an exclusive-or of Product-Sum-Exor (PSE) gates which generalize the multi-input Toffoli gates. We also propose a new efficient realization of the PSE gate that uses external-binary, internal-ternary logic.",
keywords = "Quantum computing, Reversible circuits",
author = "Marek Perkowski and Robert Fiszer and Pawel Kerntopf and Martin Lukac",
year = "2012",
doi = "10.1109/NANO.2012.6322122",
language = "English",
isbn = "9781467321983",
booktitle = "Proceedings of the IEEE Conference on Nanotechnology",

}

TY - GEN

T1 - An approach to synthesis of reversible circuits for partially specified functions

AU - Perkowski, Marek

AU - Fiszer, Robert

AU - Kerntopf, Pawel

AU - Lukac, Martin

PY - 2012

Y1 - 2012

N2 - We provide several extensions of the new approach to the minimization of reversible circuits based on PSE gates and ESOPOS circuits. These circuits realize the Exclusive-Or-Sum-of-Product-Sums (ESOPOS) structure where every output is an exclusive-or of Product-Sum-Exor (PSE) gates which generalize the multi-input Toffoli gates. We also propose a new efficient realization of the PSE gate that uses external-binary, internal-ternary logic.

AB - We provide several extensions of the new approach to the minimization of reversible circuits based on PSE gates and ESOPOS circuits. These circuits realize the Exclusive-Or-Sum-of-Product-Sums (ESOPOS) structure where every output is an exclusive-or of Product-Sum-Exor (PSE) gates which generalize the multi-input Toffoli gates. We also propose a new efficient realization of the PSE gate that uses external-binary, internal-ternary logic.

KW - Quantum computing

KW - Reversible circuits

UR - http://www.scopus.com/inward/record.url?scp=84869185595&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84869185595&partnerID=8YFLogxK

U2 - 10.1109/NANO.2012.6322122

DO - 10.1109/NANO.2012.6322122

M3 - Conference contribution

AN - SCOPUS:84869185595

SN - 9781467321983

BT - Proceedings of the IEEE Conference on Nanotechnology

ER -