CANNoC: An open-source NoC architecture for ECU consolidation

Kizheppatt Vipin

doi:10.1109/MWSCAS.2018.8624006

CANNoC: An open-source NoC architecture for ECU consolidation

Kizheppatt Vipin

Nazarbayev University

Research output: Contribution to journal › Conference article › peer-review

5 Citations (Scopus)

Abstract

Modern cars contain more than 50 electronic control units (ECUs) whose number is expected to grow as more and more features are incorporated. The concept of one feature per ECU is contributing to this growth which increases the car kerb weight leading to lower fuel efficiency. Researchers have proposed ECU consolidation to addresses this issue by combining multiple ECUs on the same chip. This paper discusses the implementation of a network on chip (NoC) architecture which enables integrating multiple ECUs on a reconfigurable chip (FPGA) and interfacing it with a standard CAN network. The architecture enables reducing the number of ECUs required for non-critical functions and lower communication overhead to the main bus.

Original language	English
Article number	8624006
Pages (from-to)	940-943
Number of pages	4
Journal	Midwest Symposium on Circuits and Systems
Volume	2019-January
DOIs	https://doi.org/10.1109/MWSCAS.2018.8624006
Publication status	Published - Jan 1 2018
Event	61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 - Windsor, Canada Duration: Aug 5 2018 → Aug 8 2018

Keywords

CAN
ECU
FPGAs
Network on Chip

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/MWSCAS.2018.8624006

Cite this

@article{729cf1bdfc014a809de3edc820aeb238,

title = "CANNoC: An open-source NoC architecture for ECU consolidation",

abstract = "Modern cars contain more than 50 electronic control units (ECUs) whose number is expected to grow as more and more features are incorporated. The concept of one feature per ECU is contributing to this growth which increases the car kerb weight leading to lower fuel efficiency. Researchers have proposed ECU consolidation to addresses this issue by combining multiple ECUs on the same chip. This paper discusses the implementation of a network on chip (NoC) architecture which enables integrating multiple ECUs on a reconfigurable chip (FPGA) and interfacing it with a standard CAN network. The architecture enables reducing the number of ECUs required for non-critical functions and lower communication overhead to the main bus.",

keywords = "CAN, ECU, FPGAs, Network on Chip",

author = "Kizheppatt Vipin",

year = "2018",

month = jan,

day = "1",

doi = "10.1109/MWSCAS.2018.8624006",

language = "English",

volume = "2019-January",

pages = "940--943",

journal = "Midwest Symposium on Circuits and Systems",

issn = "1548-3746",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 ; Conference date: 05-08-2018 Through 08-08-2018",

}

TY - JOUR

T1 - CANNoC

T2 - 61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018

AU - Vipin, Kizheppatt

PY - 2018/1/1

Y1 - 2018/1/1

N2 - Modern cars contain more than 50 electronic control units (ECUs) whose number is expected to grow as more and more features are incorporated. The concept of one feature per ECU is contributing to this growth which increases the car kerb weight leading to lower fuel efficiency. Researchers have proposed ECU consolidation to addresses this issue by combining multiple ECUs on the same chip. This paper discusses the implementation of a network on chip (NoC) architecture which enables integrating multiple ECUs on a reconfigurable chip (FPGA) and interfacing it with a standard CAN network. The architecture enables reducing the number of ECUs required for non-critical functions and lower communication overhead to the main bus.

AB - Modern cars contain more than 50 electronic control units (ECUs) whose number is expected to grow as more and more features are incorporated. The concept of one feature per ECU is contributing to this growth which increases the car kerb weight leading to lower fuel efficiency. Researchers have proposed ECU consolidation to addresses this issue by combining multiple ECUs on the same chip. This paper discusses the implementation of a network on chip (NoC) architecture which enables integrating multiple ECUs on a reconfigurable chip (FPGA) and interfacing it with a standard CAN network. The architecture enables reducing the number of ECUs required for non-critical functions and lower communication overhead to the main bus.

KW - CAN

KW - ECU

KW - FPGAs

KW - Network on Chip

UR - http://www.scopus.com/inward/record.url?scp=85064737206&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85064737206&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2018.8624006

DO - 10.1109/MWSCAS.2018.8624006

M3 - Conference article

AN - SCOPUS:85064737206

SN - 1548-3746

VL - 2019-January

SP - 940

EP - 943

JO - Midwest Symposium on Circuits and Systems

JF - Midwest Symposium on Circuits and Systems

M1 - 8624006

Y2 - 5 August 2018 through 8 August 2018

ER -

CANNoC: An open-source NoC architecture for ECU consolidation

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this