TY - JOUR
T1 - Design and Analysis of FPGA-based PUFs with Enhanced Performance for Hardware-oriented Security
AU - Anandakumar, N. Nalla
AU - Hashmi, Mohammad S.
AU - Sanadhya, Somitra Kumar
N1 - Funding Information:
The work was supported by the Collaborative Research Grant (CRP) Number 021220CRP0222 at Nazarbayev University.
Publisher Copyright:
© 2022 Association for Computing Machinery.
PY - 2022/10/13
Y1 - 2022/10/13
N2 - This article presents a thorough analysis of two distinct Physically Unclonable Functions (PUF), namely RO-PUF (Ring oscillator-based PUF) and RS-LPUF (RS Latch-based PUF), prototyped on FPGA. It is shown that the implemented PUFs possess significantly enhanced performance when compared to the state of the art. It is also identified that the enhancements are achieved through the incorporation of Programmable Delay Lines of FPGA Lookup Tables, the Temporal Majority Voting (TMV) scheme, and placed macro techniques for routing and placements of PUF units. The prototypes developed on Xilinx Artix-7 FPGAs are used for validation over the rated temperature range of 0-85°C with ±5% variation in the supply voltage. The proposed schemes when evaluated experimentally also achieve good uniformity, bit-aliasing, uniqueness, and reliability. Finally, it is shown that the proposed designs outperform the existing conventional PUFs in the area and speed tradeoff.
AB - This article presents a thorough analysis of two distinct Physically Unclonable Functions (PUF), namely RO-PUF (Ring oscillator-based PUF) and RS-LPUF (RS Latch-based PUF), prototyped on FPGA. It is shown that the implemented PUFs possess significantly enhanced performance when compared to the state of the art. It is also identified that the enhancements are achieved through the incorporation of Programmable Delay Lines of FPGA Lookup Tables, the Temporal Majority Voting (TMV) scheme, and placed macro techniques for routing and placements of PUF units. The prototypes developed on Xilinx Artix-7 FPGAs are used for validation over the rated temperature range of 0-85°C with ±5% variation in the supply voltage. The proposed schemes when evaluated experimentally also achieve good uniformity, bit-aliasing, uniqueness, and reliability. Finally, it is shown that the proposed designs outperform the existing conventional PUFs in the area and speed tradeoff.
KW - FPGA
KW - internet of things (IoT)
KW - PDL
KW - PUF
KW - RO-PUF
KW - RS-LPUF
KW - TMV
UR - http://www.scopus.com/inward/record.url?scp=85143721507&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85143721507&partnerID=8YFLogxK
U2 - 10.1145/3517813
DO - 10.1145/3517813
M3 - Article
AN - SCOPUS:85143721507
SN - 1550-4832
VL - 18
JO - ACM Journal on Emerging Technologies in Computing Systems
JF - ACM Journal on Emerging Technologies in Computing Systems
IS - 4
M1 - 3517813
ER -