Fabrication and characterization of an InAlAs/InGaAs/InP ring oscillator using integrated enhancement- and depletion-mode high-electron mobility transistors

A. Mahajan, G. Cueva, M. Arafa, P. Fay, I. Adesida

Research output: Contribution to journalArticle

25 Citations (Scopus)

Abstract

The fabrication and characterization of an 11-stage ring oscillator utilizing integrated enhancement- and depletionmode (E/D-mode) high-electron mobility transistors (HEMT's) in the lattice-matched InAlAs/InGaAs/InGaAs material system is demonstrated. The 0.5-ìçé gate length depletion-mode HEMT's (D-HEMT's) used in the circuit exhibit a threshold voltage (VT) of -365 mV with a standard deviation of 19 mV, while the enhancement-mode HEMT's (E-HEMT's) with identical gate length display a VT of 195 mV with a standard deviation of only 9 mV. The unity current gain cutoff frequency (ft) for both devices is 70 GHz. The extremely high uniformity of the threshold voltages of these devices allowed for the implementation of a ring oscillator utilizing direct coupled FET logic (DCFL). At a supply voltage of 0.4 V, a room temperature propagation delay time (τpd) of 22.4 ps/stage, and a corresponding power dissipation of 120 μW/stage is measured, yielding a power delay product (PDP) of 2.65 fJ/stage. To the best of the authors' knowledge, this is the first demonstration of a circuit employing E/D-HEMT technology in the lattice-matched InP-based material system.

Original languageEnglish
Pages (from-to)391-393
Number of pages3
JournalIEEE Electron Device Letters
Volume18
Issue number8
DOIs
Publication statusPublished - Aug 1997
Externally publishedYes

Fingerprint

High electron mobility transistors
Fabrication
Threshold voltage
Networks (circuits)
Cutoff frequency
Electric potential
Field effect transistors
Time delay
Energy dissipation
Demonstrations
Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Fabrication and characterization of an InAlAs/InGaAs/InP ring oscillator using integrated enhancement- and depletion-mode high-electron mobility transistors. / Mahajan, A.; Cueva, G.; Arafa, M.; Fay, P.; Adesida, I.

In: IEEE Electron Device Letters, Vol. 18, No. 8, 08.1997, p. 391-393.

Research output: Contribution to journalArticle

@article{d2eff9f1c42a49b7b6dd856075110fbb,
title = "Fabrication and characterization of an InAlAs/InGaAs/InP ring oscillator using integrated enhancement- and depletion-mode high-electron mobility transistors",
abstract = "The fabrication and characterization of an 11-stage ring oscillator utilizing integrated enhancement- and depletionmode (E/D-mode) high-electron mobility transistors (HEMT's) in the lattice-matched InAlAs/InGaAs/InGaAs material system is demonstrated. The 0.5-{\`i}{\cc}{\'e} gate length depletion-mode HEMT's (D-HEMT's) used in the circuit exhibit a threshold voltage (VT) of -365 mV with a standard deviation of 19 mV, while the enhancement-mode HEMT's (E-HEMT's) with identical gate length display a VT of 195 mV with a standard deviation of only 9 mV. The unity current gain cutoff frequency (ft) for both devices is 70 GHz. The extremely high uniformity of the threshold voltages of these devices allowed for the implementation of a ring oscillator utilizing direct coupled FET logic (DCFL). At a supply voltage of 0.4 V, a room temperature propagation delay time (τpd) of 22.4 ps/stage, and a corresponding power dissipation of 120 μW/stage is measured, yielding a power delay product (PDP) of 2.65 fJ/stage. To the best of the authors' knowledge, this is the first demonstration of a circuit employing E/D-HEMT technology in the lattice-matched InP-based material system.",
author = "A. Mahajan and G. Cueva and M. Arafa and P. Fay and I. Adesida",
year = "1997",
month = "8",
doi = "10.1109/55.605449",
language = "English",
volume = "18",
pages = "391--393",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - Fabrication and characterization of an InAlAs/InGaAs/InP ring oscillator using integrated enhancement- and depletion-mode high-electron mobility transistors

AU - Mahajan, A.

AU - Cueva, G.

AU - Arafa, M.

AU - Fay, P.

AU - Adesida, I.

PY - 1997/8

Y1 - 1997/8

N2 - The fabrication and characterization of an 11-stage ring oscillator utilizing integrated enhancement- and depletionmode (E/D-mode) high-electron mobility transistors (HEMT's) in the lattice-matched InAlAs/InGaAs/InGaAs material system is demonstrated. The 0.5-ìçé gate length depletion-mode HEMT's (D-HEMT's) used in the circuit exhibit a threshold voltage (VT) of -365 mV with a standard deviation of 19 mV, while the enhancement-mode HEMT's (E-HEMT's) with identical gate length display a VT of 195 mV with a standard deviation of only 9 mV. The unity current gain cutoff frequency (ft) for both devices is 70 GHz. The extremely high uniformity of the threshold voltages of these devices allowed for the implementation of a ring oscillator utilizing direct coupled FET logic (DCFL). At a supply voltage of 0.4 V, a room temperature propagation delay time (τpd) of 22.4 ps/stage, and a corresponding power dissipation of 120 μW/stage is measured, yielding a power delay product (PDP) of 2.65 fJ/stage. To the best of the authors' knowledge, this is the first demonstration of a circuit employing E/D-HEMT technology in the lattice-matched InP-based material system.

AB - The fabrication and characterization of an 11-stage ring oscillator utilizing integrated enhancement- and depletionmode (E/D-mode) high-electron mobility transistors (HEMT's) in the lattice-matched InAlAs/InGaAs/InGaAs material system is demonstrated. The 0.5-ìçé gate length depletion-mode HEMT's (D-HEMT's) used in the circuit exhibit a threshold voltage (VT) of -365 mV with a standard deviation of 19 mV, while the enhancement-mode HEMT's (E-HEMT's) with identical gate length display a VT of 195 mV with a standard deviation of only 9 mV. The unity current gain cutoff frequency (ft) for both devices is 70 GHz. The extremely high uniformity of the threshold voltages of these devices allowed for the implementation of a ring oscillator utilizing direct coupled FET logic (DCFL). At a supply voltage of 0.4 V, a room temperature propagation delay time (τpd) of 22.4 ps/stage, and a corresponding power dissipation of 120 μW/stage is measured, yielding a power delay product (PDP) of 2.65 fJ/stage. To the best of the authors' knowledge, this is the first demonstration of a circuit employing E/D-HEMT technology in the lattice-matched InP-based material system.

UR - http://www.scopus.com/inward/record.url?scp=0031212433&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031212433&partnerID=8YFLogxK

U2 - 10.1109/55.605449

DO - 10.1109/55.605449

M3 - Article

VL - 18

SP - 391

EP - 393

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 8

ER -