FPGA FFT implementation

S. O. Churayev, B. T. Matkarimov

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We consider FPGA design flow with C/C++ to Verilog translation and verification and report on FPGA implementation of fast Fourier transform and Wiener filter for noise reduction of speech signals on Xilinx Virtex-4.

Original languageEnglish
Title of host publicationProceedings of IEEE East-West Design and Test Symposium, EWDTS'10
Pages183-185
Number of pages3
DOIs
Publication statusPublished - 2010
Externally publishedYes
EventIEEE East-West Design and Test Symposium, EWDTS'10 - St. Petersburg, Russian Federation
Duration: Sep 17 2010Sep 20 2010

Other

OtherIEEE East-West Design and Test Symposium, EWDTS'10
CountryRussian Federation
CitySt. Petersburg
Period9/17/109/20/10

Fingerprint

Fast Fourier transforms
Field programmable gate arrays (FPGA)
Computer hardware description languages
Noise abatement

ASJC Scopus subject areas

  • Computer Science Applications
  • Hardware and Architecture

Cite this

Churayev, S. O., & Matkarimov, B. T. (2010). FPGA FFT implementation. In Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10 (pp. 183-185). [5742111] https://doi.org/10.1109/EWDTS.2010.5742111

FPGA FFT implementation. / Churayev, S. O.; Matkarimov, B. T.

Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10. 2010. p. 183-185 5742111.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Churayev, SO & Matkarimov, BT 2010, FPGA FFT implementation. in Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10., 5742111, pp. 183-185, IEEE East-West Design and Test Symposium, EWDTS'10, St. Petersburg, Russian Federation, 9/17/10. https://doi.org/10.1109/EWDTS.2010.5742111
Churayev SO, Matkarimov BT. FPGA FFT implementation. In Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10. 2010. p. 183-185. 5742111 https://doi.org/10.1109/EWDTS.2010.5742111
Churayev, S. O. ; Matkarimov, B. T. / FPGA FFT implementation. Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10. 2010. pp. 183-185
@inproceedings{22f84309d30848b4859e013b153d1ec4,
title = "FPGA FFT implementation",
abstract = "We consider FPGA design flow with C/C++ to Verilog translation and verification and report on FPGA implementation of fast Fourier transform and Wiener filter for noise reduction of speech signals on Xilinx Virtex-4.",
author = "Churayev, {S. O.} and Matkarimov, {B. T.}",
year = "2010",
doi = "10.1109/EWDTS.2010.5742111",
language = "English",
isbn = "9781424495566",
pages = "183--185",
booktitle = "Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10",

}

TY - GEN

T1 - FPGA FFT implementation

AU - Churayev, S. O.

AU - Matkarimov, B. T.

PY - 2010

Y1 - 2010

N2 - We consider FPGA design flow with C/C++ to Verilog translation and verification and report on FPGA implementation of fast Fourier transform and Wiener filter for noise reduction of speech signals on Xilinx Virtex-4.

AB - We consider FPGA design flow with C/C++ to Verilog translation and verification and report on FPGA implementation of fast Fourier transform and Wiener filter for noise reduction of speech signals on Xilinx Virtex-4.

UR - http://www.scopus.com/inward/record.url?scp=79955974512&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79955974512&partnerID=8YFLogxK

U2 - 10.1109/EWDTS.2010.5742111

DO - 10.1109/EWDTS.2010.5742111

M3 - Conference contribution

SN - 9781424495566

SP - 183

EP - 185

BT - Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10

ER -