InAlAs/InGaAs Heterostructure FET’s Processed with Selective Reactive-Ion-Etching Gate-Recess Technology

Sambhu Agarwala; K. Nummila; Ilesanmi Adesida; Catherine Caneau; Rajaram Bhat

doi:10.1109/55.244718

InAlAs/InGaAs Heterostructure FET’s Processed with Selective Reactive-Ion-Etching Gate-Recess Technology

Sambhu Agarwala, K. Nummila, Ilesanmi Adesida, Catherine Caneau, Rajaram Bhat

Research output: Contribution to journal › Article › peer-review

15 Citations (Scopus)

Abstract

A newly developed highly selective reactive-ion-etching process based on HBr plasma has been applied as a gate-recess technique in the fabrication of InAlAs/InGaAs heterostructure FET’s. A typical 0.75-μm gate-length transistor exhibited a threshold voltage of —1.0 V, a maximum extrinsic transconductance of 600 mS/mm, an extrinsic current-gain cutoff frequency of 37 GHz, and a maximum frequency of oscillation of 90 GHz. These dc and RF device parameters compare favorably with that of a corresponding device gate-recessed with a selective wet-etching technique.

Original language	English
Pages (from-to)	425-427
Number of pages	3
Journal	IEEE Electron Device Letters
Volume	14
Issue number	9
DOIs	https://doi.org/10.1109/55.244718
Publication status	Published - Sep 1993
Externally published	Yes

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/55.244718

Fingerprint Dive into the research topics of 'InAlAs/InGaAs Heterostructure FET’s Processed with Selective Reactive-Ion-Etching Gate-Recess Technology'. Together they form a unique fingerprint.

Cite this

@article{a88f1e87c2a24efaae8197947e4f6c65,

title = "InAlAs/InGaAs Heterostructure FET{\textquoteright}s Processed with Selective Reactive-Ion-Etching Gate-Recess Technology",

abstract = "A newly developed highly selective reactive-ion-etching process based on HBr plasma has been applied as a gate-recess technique in the fabrication of InAlAs/InGaAs heterostructure FET{\textquoteright}s. A typical 0.75-μm gate-length transistor exhibited a threshold voltage of —1.0 V, a maximum extrinsic transconductance of 600 mS/mm, an extrinsic current-gain cutoff frequency of 37 GHz, and a maximum frequency of oscillation of 90 GHz. These dc and RF device parameters compare favorably with that of a corresponding device gate-recessed with a selective wet-etching technique.",

author = "Sambhu Agarwala and K. Nummila and Ilesanmi Adesida and Catherine Caneau and Rajaram Bhat",

year = "1993",

month = sep,

doi = "10.1109/55.244718",

language = "English",

volume = "14",

pages = "425--427",

journal = "IEEE Electron Device Letters",

issn = "0741-3106",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "9",

}

TY - JOUR

T1 - InAlAs/InGaAs Heterostructure FET’s Processed with Selective Reactive-Ion-Etching Gate-Recess Technology

AU - Agarwala, Sambhu

AU - Nummila, K.

AU - Adesida, Ilesanmi

AU - Caneau, Catherine

AU - Bhat, Rajaram

PY - 1993/9

Y1 - 1993/9

N2 - A newly developed highly selective reactive-ion-etching process based on HBr plasma has been applied as a gate-recess technique in the fabrication of InAlAs/InGaAs heterostructure FET’s. A typical 0.75-μm gate-length transistor exhibited a threshold voltage of —1.0 V, a maximum extrinsic transconductance of 600 mS/mm, an extrinsic current-gain cutoff frequency of 37 GHz, and a maximum frequency of oscillation of 90 GHz. These dc and RF device parameters compare favorably with that of a corresponding device gate-recessed with a selective wet-etching technique.

AB - A newly developed highly selective reactive-ion-etching process based on HBr plasma has been applied as a gate-recess technique in the fabrication of InAlAs/InGaAs heterostructure FET’s. A typical 0.75-μm gate-length transistor exhibited a threshold voltage of —1.0 V, a maximum extrinsic transconductance of 600 mS/mm, an extrinsic current-gain cutoff frequency of 37 GHz, and a maximum frequency of oscillation of 90 GHz. These dc and RF device parameters compare favorably with that of a corresponding device gate-recessed with a selective wet-etching technique.

UR - http://www.scopus.com/inward/record.url?scp=0027656837&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027656837&partnerID=8YFLogxK

U2 - 10.1109/55.244718

DO - 10.1109/55.244718

M3 - Article

AN - SCOPUS:0027656837

VL - 14

SP - 425

EP - 427

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 9

ER -