The on-chip implementation of learning algorithms would speed up the training of neural networks in crossbar arrays. The circuit level design and implementation of a back-propagation algorithm using gradient descent operation for neural network architectures is an open problem. In this paper, we propose analog backpropagation learning circuits for various memristive learning architectures, such as deep neural network, binary neural network, multiple neural network, hierarchical temporal memory, and long short-term memory. The circuit design and verification are done using TSMC 180-nm CMOS process models and TiO₂-based memristor models. The application level validations of the system are done using XOR problem, MNIST character, and Yale face image databases.
|Journal||IEEE Transactions on Circuits and Systems I: Regular Papers|
|Publication status||Accepted/In press - Sep 19 2018|
- Analog circuits
- binary neural network
- deep neural network
- hierarchical temporal memory
- long-short term memory
- multiple neural network.
ASJC Scopus subject areas
- Electrical and Electronic Engineering