Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs

Kizheppatt Vipin, Shanker Shreejith, Suhaib A. Fahmy, Arvind Easwaran

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Cyber Physical Systems (CPSs), such as those found in modern vehicles, include a number of important time and safety-critical functions. Traditionally, applications are mapped to several dedicated electronic control units (ECUs), and hence, as new functions are added, compute weight and cost increase considerably.%ECU consolidation, where multiple functions are combined on fewer ECUs is an important area, but traditional software ECUs fail to offer the required performance, parallelism, and isolation to support this. With increasing computational and communication demands, traditional software ECUs fail to offer the required performance to provide determinism and predictability, while multi-core approaches fail to provide sufficient isolation between tasks. Hybrid FPGAs, combining a processor and reconfigurable fabric on a single die, allow for parallel hardware implementation of complex sensor processing tightly coupled with the flexibility of software on a processor. We demonstrate the advantages of such architectures in consolidating distributed processing with predictability, determinism and isolation, enabling ECU consolidation and bandwidth reduction.

Original languageEnglish
Title of host publicationProceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages31-36
Number of pages6
ISBN (Electronic)9781479953875
DOIs
Publication statusPublished - Nov 18 2014
Externally publishedYes
Event2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014 - Hong Kong, China
Duration: Aug 25 2014Aug 26 2014

Conference

Conference2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014
CountryChina
CityHong Kong
Period8/25/148/26/14

Fingerprint

Field programmable gate arrays (FPGA)
Consolidation
Processing
Cyber Physical System
Hardware
Bandwidth
Communication
Sensors
Costs

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Computer Science Applications

Cite this

Vipin, K., Shreejith, S., Fahmy, S. A., & Easwaran, A. (2014). Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs. In Proceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014 (pp. 31-36). [6961239] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CPSNA.2014.14

Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs. / Vipin, Kizheppatt; Shreejith, Shanker; Fahmy, Suhaib A.; Easwaran, Arvind.

Proceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 31-36 6961239.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Vipin, K, Shreejith, S, Fahmy, SA & Easwaran, A 2014, Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs. in Proceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014., 6961239, Institute of Electrical and Electronics Engineers Inc., pp. 31-36, 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014, Hong Kong, China, 8/25/14. https://doi.org/10.1109/CPSNA.2014.14
Vipin K, Shreejith S, Fahmy SA, Easwaran A. Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs. In Proceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 31-36. 6961239 https://doi.org/10.1109/CPSNA.2014.14
Vipin, Kizheppatt ; Shreejith, Shanker ; Fahmy, Suhaib A. ; Easwaran, Arvind. / Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs. Proceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 31-36
@inproceedings{f7d0013037b24b3db5c6ab973a60aa09,
title = "Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs",
abstract = "Cyber Physical Systems (CPSs), such as those found in modern vehicles, include a number of important time and safety-critical functions. Traditionally, applications are mapped to several dedicated electronic control units (ECUs), and hence, as new functions are added, compute weight and cost increase considerably.{\%}ECU consolidation, where multiple functions are combined on fewer ECUs is an important area, but traditional software ECUs fail to offer the required performance, parallelism, and isolation to support this. With increasing computational and communication demands, traditional software ECUs fail to offer the required performance to provide determinism and predictability, while multi-core approaches fail to provide sufficient isolation between tasks. Hybrid FPGAs, combining a processor and reconfigurable fabric on a single die, allow for parallel hardware implementation of complex sensor processing tightly coupled with the flexibility of software on a processor. We demonstrate the advantages of such architectures in consolidating distributed processing with predictability, determinism and isolation, enabling ECU consolidation and bandwidth reduction.",
author = "Kizheppatt Vipin and Shanker Shreejith and Fahmy, {Suhaib A.} and Arvind Easwaran",
year = "2014",
month = "11",
day = "18",
doi = "10.1109/CPSNA.2014.14",
language = "English",
pages = "31--36",
booktitle = "Proceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs

AU - Vipin, Kizheppatt

AU - Shreejith, Shanker

AU - Fahmy, Suhaib A.

AU - Easwaran, Arvind

PY - 2014/11/18

Y1 - 2014/11/18

N2 - Cyber Physical Systems (CPSs), such as those found in modern vehicles, include a number of important time and safety-critical functions. Traditionally, applications are mapped to several dedicated electronic control units (ECUs), and hence, as new functions are added, compute weight and cost increase considerably.%ECU consolidation, where multiple functions are combined on fewer ECUs is an important area, but traditional software ECUs fail to offer the required performance, parallelism, and isolation to support this. With increasing computational and communication demands, traditional software ECUs fail to offer the required performance to provide determinism and predictability, while multi-core approaches fail to provide sufficient isolation between tasks. Hybrid FPGAs, combining a processor and reconfigurable fabric on a single die, allow for parallel hardware implementation of complex sensor processing tightly coupled with the flexibility of software on a processor. We demonstrate the advantages of such architectures in consolidating distributed processing with predictability, determinism and isolation, enabling ECU consolidation and bandwidth reduction.

AB - Cyber Physical Systems (CPSs), such as those found in modern vehicles, include a number of important time and safety-critical functions. Traditionally, applications are mapped to several dedicated electronic control units (ECUs), and hence, as new functions are added, compute weight and cost increase considerably.%ECU consolidation, where multiple functions are combined on fewer ECUs is an important area, but traditional software ECUs fail to offer the required performance, parallelism, and isolation to support this. With increasing computational and communication demands, traditional software ECUs fail to offer the required performance to provide determinism and predictability, while multi-core approaches fail to provide sufficient isolation between tasks. Hybrid FPGAs, combining a processor and reconfigurable fabric on a single die, allow for parallel hardware implementation of complex sensor processing tightly coupled with the flexibility of software on a processor. We demonstrate the advantages of such architectures in consolidating distributed processing with predictability, determinism and isolation, enabling ECU consolidation and bandwidth reduction.

UR - http://www.scopus.com/inward/record.url?scp=84916608640&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84916608640&partnerID=8YFLogxK

U2 - 10.1109/CPSNA.2014.14

DO - 10.1109/CPSNA.2014.14

M3 - Conference contribution

SP - 31

EP - 36

BT - Proceedings - 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, CPSNA 2014

PB - Institute of Electrical and Electronics Engineers Inc.

ER -