Memristor-Based Synaptic Sampling Machines

I. Dolzhikova, K. Salama, V. Kizheppatt, Alex James Pappachen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Synaptic Sampling Machine (SSM) is a type of neural network model that considers biological unreliability of the synapses. We propose the circuit design of the SSM neural network which is realized through the memristive-CMOS crossbar structure with the synaptic sampling cell (SSC) being used as a basic stochastic unit. The increase in the edge computing devices in the Internet of things era, drives the need for hardware acceleration for data processing and computing. The computational considerations of the processing speed and possibility for the real-time realization pushes the synaptic sampling algorithm that demonstrated promising results on software for hardware implementation.

Original languageEnglish
Title of host publication18th International Conference on Nanotechnology, NANO 2018
PublisherIEEE Computer Society
ISBN (Electronic)9781538653364
DOIs
Publication statusPublished - Jan 24 2019
Event18th International Conference on Nanotechnology, NANO 2018 - Cork, Ireland
Duration: Jul 23 2018Jul 26 2018

Publication series

NameProceedings of the IEEE Conference on Nanotechnology
Volume2018-July
ISSN (Print)1944-9399
ISSN (Electronic)1944-9380

Conference

Conference18th International Conference on Nanotechnology, NANO 2018
CountryIreland
CityCork
Period7/23/187/26/18

Fingerprint

Memristors
sampling
Sampling
hardware
Neural networks
Hardware
synapses
CMOS
computer programs
Networks (circuits)
Processing
cells

ASJC Scopus subject areas

  • Bioengineering
  • Electrical and Electronic Engineering
  • Materials Chemistry
  • Condensed Matter Physics

Cite this

Dolzhikova, I., Salama, K., Kizheppatt, V., & James Pappachen, A. (2019). Memristor-Based Synaptic Sampling Machines. In 18th International Conference on Nanotechnology, NANO 2018 [8626382] (Proceedings of the IEEE Conference on Nanotechnology; Vol. 2018-July). IEEE Computer Society. https://doi.org/10.1109/NANO.2018.8626382

Memristor-Based Synaptic Sampling Machines. / Dolzhikova, I.; Salama, K.; Kizheppatt, V.; James Pappachen, Alex.

18th International Conference on Nanotechnology, NANO 2018. IEEE Computer Society, 2019. 8626382 (Proceedings of the IEEE Conference on Nanotechnology; Vol. 2018-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dolzhikova, I, Salama, K, Kizheppatt, V & James Pappachen, A 2019, Memristor-Based Synaptic Sampling Machines. in 18th International Conference on Nanotechnology, NANO 2018., 8626382, Proceedings of the IEEE Conference on Nanotechnology, vol. 2018-July, IEEE Computer Society, 18th International Conference on Nanotechnology, NANO 2018, Cork, Ireland, 7/23/18. https://doi.org/10.1109/NANO.2018.8626382
Dolzhikova I, Salama K, Kizheppatt V, James Pappachen A. Memristor-Based Synaptic Sampling Machines. In 18th International Conference on Nanotechnology, NANO 2018. IEEE Computer Society. 2019. 8626382. (Proceedings of the IEEE Conference on Nanotechnology). https://doi.org/10.1109/NANO.2018.8626382
Dolzhikova, I. ; Salama, K. ; Kizheppatt, V. ; James Pappachen, Alex. / Memristor-Based Synaptic Sampling Machines. 18th International Conference on Nanotechnology, NANO 2018. IEEE Computer Society, 2019. (Proceedings of the IEEE Conference on Nanotechnology).
@inproceedings{6e0b8b2c65a7449dbca9e02bbe3e6be5,
title = "Memristor-Based Synaptic Sampling Machines",
abstract = "Synaptic Sampling Machine (SSM) is a type of neural network model that considers biological unreliability of the synapses. We propose the circuit design of the SSM neural network which is realized through the memristive-CMOS crossbar structure with the synaptic sampling cell (SSC) being used as a basic stochastic unit. The increase in the edge computing devices in the Internet of things era, drives the need for hardware acceleration for data processing and computing. The computational considerations of the processing speed and possibility for the real-time realization pushes the synaptic sampling algorithm that demonstrated promising results on software for hardware implementation.",
author = "I. Dolzhikova and K. Salama and V. Kizheppatt and {James Pappachen}, Alex",
year = "2019",
month = "1",
day = "24",
doi = "10.1109/NANO.2018.8626382",
language = "English",
series = "Proceedings of the IEEE Conference on Nanotechnology",
publisher = "IEEE Computer Society",
booktitle = "18th International Conference on Nanotechnology, NANO 2018",
address = "United States",

}

TY - GEN

T1 - Memristor-Based Synaptic Sampling Machines

AU - Dolzhikova, I.

AU - Salama, K.

AU - Kizheppatt, V.

AU - James Pappachen, Alex

PY - 2019/1/24

Y1 - 2019/1/24

N2 - Synaptic Sampling Machine (SSM) is a type of neural network model that considers biological unreliability of the synapses. We propose the circuit design of the SSM neural network which is realized through the memristive-CMOS crossbar structure with the synaptic sampling cell (SSC) being used as a basic stochastic unit. The increase in the edge computing devices in the Internet of things era, drives the need for hardware acceleration for data processing and computing. The computational considerations of the processing speed and possibility for the real-time realization pushes the synaptic sampling algorithm that demonstrated promising results on software for hardware implementation.

AB - Synaptic Sampling Machine (SSM) is a type of neural network model that considers biological unreliability of the synapses. We propose the circuit design of the SSM neural network which is realized through the memristive-CMOS crossbar structure with the synaptic sampling cell (SSC) being used as a basic stochastic unit. The increase in the edge computing devices in the Internet of things era, drives the need for hardware acceleration for data processing and computing. The computational considerations of the processing speed and possibility for the real-time realization pushes the synaptic sampling algorithm that demonstrated promising results on software for hardware implementation.

UR - http://www.scopus.com/inward/record.url?scp=85062294912&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062294912&partnerID=8YFLogxK

U2 - 10.1109/NANO.2018.8626382

DO - 10.1109/NANO.2018.8626382

M3 - Conference contribution

T3 - Proceedings of the IEEE Conference on Nanotechnology

BT - 18th International Conference on Nanotechnology, NANO 2018

PB - IEEE Computer Society

ER -