MiCAP: A custom reconfiguration controller for dynamic circuit specialization

Amit Kulkarni, Vipin Kizheppatt, Dirk Stroobandt

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

Field Programmable Gate Arrays (FPGAs) belong to a class of semiconductor devices whose hardware can be changed according to our needs. The configuration data (bitstreams) of an FPGA define the functionality of the FPGA. Therefore, a user can design the hardware and change it by modifying the bitstreams for a given set of requirements. One way of doing this is using Dynamic Circuit Specialization (DCS), an FPGA implementation technique that is optimized for a parameterized design. A design is said to be parameterized if some of its inputs are infrequently changing compared to the rest. In the DCS technique, for every change in parameterized input values, a new specialized circuit is generated during run-time and the FPGA is reconfigured accordingly. The time taken to reconfigure the FPGA with a specialized circuit is called reconfiguration time and is a major overhead of the DCS technique. To reduce this overhead, we propose an efficient custom reconfiguration controller built with a simple architecture which is customized to implement DCS. Our results indicate an increase in the reconfiguration speed by ≈ 17% and the FPGA resource utilization is reduced by ≈ 50% compared to the standard Xilinx reconfiguration controller.

Original languageEnglish
Title of host publication2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467394062
DOIs
Publication statusPublished - Jan 25 2016
Externally publishedYes
EventInternational Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 - Riviera Maya, Mexico
Duration: Dec 7 2015Dec 9 2015

Conference

ConferenceInternational Conference on ReConFigurable Computing and FPGAs, ReConFig 2015
CountryMexico
CityRiviera Maya
Period12/7/1512/9/15

Fingerprint

Field programmable gate arrays (FPGA)
Controllers
Networks (circuits)
Hardware
Semiconductor devices

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Cite this

Kulkarni, A., Kizheppatt, V., & Stroobandt, D. (2016). MiCAP: A custom reconfiguration controller for dynamic circuit specialization. In 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 [7393327] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ReConFig.2015.7393327

MiCAP : A custom reconfiguration controller for dynamic circuit specialization. / Kulkarni, Amit; Kizheppatt, Vipin; Stroobandt, Dirk.

2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015. Institute of Electrical and Electronics Engineers Inc., 2016. 7393327.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kulkarni, A, Kizheppatt, V & Stroobandt, D 2016, MiCAP: A custom reconfiguration controller for dynamic circuit specialization. in 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015., 7393327, Institute of Electrical and Electronics Engineers Inc., International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015, Riviera Maya, Mexico, 12/7/15. https://doi.org/10.1109/ReConFig.2015.7393327
Kulkarni A, Kizheppatt V, Stroobandt D. MiCAP: A custom reconfiguration controller for dynamic circuit specialization. In 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015. Institute of Electrical and Electronics Engineers Inc. 2016. 7393327 https://doi.org/10.1109/ReConFig.2015.7393327
Kulkarni, Amit ; Kizheppatt, Vipin ; Stroobandt, Dirk. / MiCAP : A custom reconfiguration controller for dynamic circuit specialization. 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015. Institute of Electrical and Electronics Engineers Inc., 2016.
@inproceedings{20e797cb1ac04cedb4f260354f55a9e4,
title = "MiCAP: A custom reconfiguration controller for dynamic circuit specialization",
abstract = "Field Programmable Gate Arrays (FPGAs) belong to a class of semiconductor devices whose hardware can be changed according to our needs. The configuration data (bitstreams) of an FPGA define the functionality of the FPGA. Therefore, a user can design the hardware and change it by modifying the bitstreams for a given set of requirements. One way of doing this is using Dynamic Circuit Specialization (DCS), an FPGA implementation technique that is optimized for a parameterized design. A design is said to be parameterized if some of its inputs are infrequently changing compared to the rest. In the DCS technique, for every change in parameterized input values, a new specialized circuit is generated during run-time and the FPGA is reconfigured accordingly. The time taken to reconfigure the FPGA with a specialized circuit is called reconfiguration time and is a major overhead of the DCS technique. To reduce this overhead, we propose an efficient custom reconfiguration controller built with a simple architecture which is customized to implement DCS. Our results indicate an increase in the reconfiguration speed by ≈ 17{\%} and the FPGA resource utilization is reduced by ≈ 50{\%} compared to the standard Xilinx reconfiguration controller.",
author = "Amit Kulkarni and Vipin Kizheppatt and Dirk Stroobandt",
year = "2016",
month = "1",
day = "25",
doi = "10.1109/ReConFig.2015.7393327",
language = "English",
booktitle = "2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - MiCAP

T2 - A custom reconfiguration controller for dynamic circuit specialization

AU - Kulkarni, Amit

AU - Kizheppatt, Vipin

AU - Stroobandt, Dirk

PY - 2016/1/25

Y1 - 2016/1/25

N2 - Field Programmable Gate Arrays (FPGAs) belong to a class of semiconductor devices whose hardware can be changed according to our needs. The configuration data (bitstreams) of an FPGA define the functionality of the FPGA. Therefore, a user can design the hardware and change it by modifying the bitstreams for a given set of requirements. One way of doing this is using Dynamic Circuit Specialization (DCS), an FPGA implementation technique that is optimized for a parameterized design. A design is said to be parameterized if some of its inputs are infrequently changing compared to the rest. In the DCS technique, for every change in parameterized input values, a new specialized circuit is generated during run-time and the FPGA is reconfigured accordingly. The time taken to reconfigure the FPGA with a specialized circuit is called reconfiguration time and is a major overhead of the DCS technique. To reduce this overhead, we propose an efficient custom reconfiguration controller built with a simple architecture which is customized to implement DCS. Our results indicate an increase in the reconfiguration speed by ≈ 17% and the FPGA resource utilization is reduced by ≈ 50% compared to the standard Xilinx reconfiguration controller.

AB - Field Programmable Gate Arrays (FPGAs) belong to a class of semiconductor devices whose hardware can be changed according to our needs. The configuration data (bitstreams) of an FPGA define the functionality of the FPGA. Therefore, a user can design the hardware and change it by modifying the bitstreams for a given set of requirements. One way of doing this is using Dynamic Circuit Specialization (DCS), an FPGA implementation technique that is optimized for a parameterized design. A design is said to be parameterized if some of its inputs are infrequently changing compared to the rest. In the DCS technique, for every change in parameterized input values, a new specialized circuit is generated during run-time and the FPGA is reconfigured accordingly. The time taken to reconfigure the FPGA with a specialized circuit is called reconfiguration time and is a major overhead of the DCS technique. To reduce this overhead, we propose an efficient custom reconfiguration controller built with a simple architecture which is customized to implement DCS. Our results indicate an increase in the reconfiguration speed by ≈ 17% and the FPGA resource utilization is reduced by ≈ 50% compared to the standard Xilinx reconfiguration controller.

UR - http://www.scopus.com/inward/record.url?scp=84964334506&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84964334506&partnerID=8YFLogxK

U2 - 10.1109/ReConFig.2015.7393327

DO - 10.1109/ReConFig.2015.7393327

M3 - Conference contribution

BT - 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -