Neuron inspired data encoding memristive multi-level memory cell

Aidana Irmanova, Alex Pappachen James

Research output: Contribution to journalArticle

16 Citations (Scopus)

Abstract

Mapping neuro-inspired algorithms to sensor backplanes of on-chip hardware require shifting the signal processing from digital to the analog domain, demanding memory technologies beyond conventional CMOS binary storage units. Using memristors for building analog data storage is one of the promising approaches amongst emerging non-volatile memory technologies. Recently, a memristive multi-level memory cell for storing discrete analog values has been developed in which memory system is implemented combining memristors in voltage divider configuration. In given example, the memory cell of 3 sub-cells with a memristor in each was programmed to store ternary bits which overall achieved 10 and 27 discrete voltage levels. However, for further use of proposed memory cell in analog signal processing circuits data encoder is required to generate control voltages for programming memristors to store discrete analog values. In this paper, we present the design and performance analysis of data encoder that generates write pattern signals for 10 level memristive memory.

Original languageEnglish
Pages (from-to)1-6
Number of pages6
JournalAnalog Integrated Circuits and Signal Processing
DOIs
Publication statusAccepted/In press - Mar 19 2018

Fingerprint

Neurons
Memristors
Data storage equipment
Analog storage
Signal processing
Voltage dividers
Voltage control
Hardware
Networks (circuits)
Sensors
Electric potential

Keywords

  • Memristors
  • Multi-level memory
  • Neuromorphic computing
  • Ternary logic

ASJC Scopus subject areas

  • Signal Processing
  • Hardware and Architecture
  • Surfaces, Coatings and Films

Cite this

Neuron inspired data encoding memristive multi-level memory cell. / Irmanova, Aidana; James, Alex Pappachen.

In: Analog Integrated Circuits and Signal Processing, 19.03.2018, p. 1-6.

Research output: Contribution to journalArticle

@article{465f0a4ef3ec491a9fd41ef4cb2626bb,
title = "Neuron inspired data encoding memristive multi-level memory cell",
abstract = "Mapping neuro-inspired algorithms to sensor backplanes of on-chip hardware require shifting the signal processing from digital to the analog domain, demanding memory technologies beyond conventional CMOS binary storage units. Using memristors for building analog data storage is one of the promising approaches amongst emerging non-volatile memory technologies. Recently, a memristive multi-level memory cell for storing discrete analog values has been developed in which memory system is implemented combining memristors in voltage divider configuration. In given example, the memory cell of 3 sub-cells with a memristor in each was programmed to store ternary bits which overall achieved 10 and 27 discrete voltage levels. However, for further use of proposed memory cell in analog signal processing circuits data encoder is required to generate control voltages for programming memristors to store discrete analog values. In this paper, we present the design and performance analysis of data encoder that generates write pattern signals for 10 level memristive memory.",
keywords = "Memristors, Multi-level memory, Neuromorphic computing, Ternary logic",
author = "Aidana Irmanova and James, {Alex Pappachen}",
year = "2018",
month = "3",
day = "19",
doi = "10.1007/s10470-018-1155-z",
language = "English",
pages = "1--6",
journal = "Analog Integrated Circuits and Signal Processing",
issn = "0925-1030",
publisher = "Springer Netherlands",

}

TY - JOUR

T1 - Neuron inspired data encoding memristive multi-level memory cell

AU - Irmanova, Aidana

AU - James, Alex Pappachen

PY - 2018/3/19

Y1 - 2018/3/19

N2 - Mapping neuro-inspired algorithms to sensor backplanes of on-chip hardware require shifting the signal processing from digital to the analog domain, demanding memory technologies beyond conventional CMOS binary storage units. Using memristors for building analog data storage is one of the promising approaches amongst emerging non-volatile memory technologies. Recently, a memristive multi-level memory cell for storing discrete analog values has been developed in which memory system is implemented combining memristors in voltage divider configuration. In given example, the memory cell of 3 sub-cells with a memristor in each was programmed to store ternary bits which overall achieved 10 and 27 discrete voltage levels. However, for further use of proposed memory cell in analog signal processing circuits data encoder is required to generate control voltages for programming memristors to store discrete analog values. In this paper, we present the design and performance analysis of data encoder that generates write pattern signals for 10 level memristive memory.

AB - Mapping neuro-inspired algorithms to sensor backplanes of on-chip hardware require shifting the signal processing from digital to the analog domain, demanding memory technologies beyond conventional CMOS binary storage units. Using memristors for building analog data storage is one of the promising approaches amongst emerging non-volatile memory technologies. Recently, a memristive multi-level memory cell for storing discrete analog values has been developed in which memory system is implemented combining memristors in voltage divider configuration. In given example, the memory cell of 3 sub-cells with a memristor in each was programmed to store ternary bits which overall achieved 10 and 27 discrete voltage levels. However, for further use of proposed memory cell in analog signal processing circuits data encoder is required to generate control voltages for programming memristors to store discrete analog values. In this paper, we present the design and performance analysis of data encoder that generates write pattern signals for 10 level memristive memory.

KW - Memristors

KW - Multi-level memory

KW - Neuromorphic computing

KW - Ternary logic

UR - http://www.scopus.com/inward/record.url?scp=85044196253&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85044196253&partnerID=8YFLogxK

U2 - 10.1007/s10470-018-1155-z

DO - 10.1007/s10470-018-1155-z

M3 - Article

SP - 1

EP - 6

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

SN - 0925-1030

ER -