OpenNoC: An Open-Source NoC infrastructure for FPGA-based Hardware Acceleration

Kuladeep Sai Reddy, Kizheppatt Vipin

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)1-4
Number of pages4
JournalIEEE Embedded Systems Letters
DOIs
Publication statusPublished - Mar 14 2019

Cite this

OpenNoC: An Open-Source NoC infrastructure for FPGA-based Hardware Acceleration. / Reddy, Kuladeep Sai; Vipin, Kizheppatt.

In: IEEE Embedded Systems Letters, 14.03.2019, p. 1-4.

Research output: Contribution to journalArticle

@article{6a71cd03a7c74d37a3c876cb2f824029,
title = "OpenNoC: An Open-Source NoC infrastructure for FPGA-based Hardware Acceleration",
author = "Reddy, {Kuladeep Sai} and Kizheppatt Vipin",
year = "2019",
month = "3",
day = "14",
doi = "10.1109/les.2019.2905019",
language = "English",
pages = "1--4",
journal = "IEEE Embedded Systems Letters",
issn = "1943-0663",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - OpenNoC: An Open-Source NoC infrastructure for FPGA-based Hardware Acceleration

AU - Reddy, Kuladeep Sai

AU - Vipin, Kizheppatt

PY - 2019/3/14

Y1 - 2019/3/14

UR - http://www.mendeley.com/research/opennoc-opensource-noc-infrastructure-fpgabased-hardware-acceleration

U2 - 10.1109/les.2019.2905019

DO - 10.1109/les.2019.2905019

M3 - Article

SP - 1

EP - 4

JO - IEEE Embedded Systems Letters

JF - IEEE Embedded Systems Letters

SN - 1943-0663

ER -