StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures

Arshyn Zhanbolatov, Kizheppatt Vipin, Aresh Dadlani, Dmitriy Fedorov

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint Dive into the research topics of 'StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science