Writing 10 Gbps Data Bits with Addressing Using External Cavity Based SMFP-LDs

Bikash Nakarmi, Ikechi Augustine Ukaegbu, Hao Chen, Yong-Hyub Won, Shilong Pan

Research output: Contribution to journalArticle

Abstract

Memory accessing is one of the challenging issues for utilizing the improvements in processor speed. Due to the rapid enhancement on processor speed compared to memory accessing technique, the gap between a memory accessing and processor speed is rapidly widening. Hence, a new technique to address this issue needs to be devised. In this paper, we experimentally demonstrate the complete scheme of wavelength division multiplexing enabled memory write operation in the desired memory location using single mode Fabry-Perot laser diodes (SMFP-LDs). For a proof of concept, we demonstrate writing a stream of data bits at 10 Gbps data rate in a memory unit, which consists of four single bit SR latches with a unique address. The input data bits are stored in the respective latch of the memory bank in accordance with the address bit set along with a write instruction. A higher order of memory units with address decoding can be realized by increasing the higher order of decoder and the memory units. The observed optical domain waveforms at the respective nodes of each block, eye diagram, SNR, and BER prove the verification of writing input data to the desired memory locations using SMFP-LDs. We observed an extinction ratio of more than 12 dB, no noise floor at the BER of 10−12 and a maximum power penalty of about 2.5 dB in the proposed scheme.
Original languageEnglish
JournalIEEE Journal of Selected Topics in Quantum Electronics
Volume25
Issue number6
Publication statusPublished - Nov 19 2019

Fingerprint

Semiconductor lasers
semiconductor lasers
Data storage equipment
cavities
lasers
latches
central processing units
decoders
decoding
wavelength division multiplexing
penalties
Wavelength division multiplexing
Decoding
waveforms
extinction
education
diagrams
augmentation

Cite this

Writing 10 Gbps Data Bits with Addressing Using External Cavity Based SMFP-LDs. / Nakarmi, Bikash; Ukaegbu, Ikechi Augustine; Chen, Hao; Won, Yong-Hyub; Pan, Shilong.

In: IEEE Journal of Selected Topics in Quantum Electronics, Vol. 25, No. 6, 19.11.2019.

Research output: Contribution to journalArticle

@article{096dbe3069a84a2bb73218db46096bf6,
title = "Writing 10 Gbps Data Bits with Addressing Using External Cavity Based SMFP-LDs",
abstract = "Memory accessing is one of the challenging issues for utilizing the improvements in processor speed. Due to the rapid enhancement on processor speed compared to memory accessing technique, the gap between a memory accessing and processor speed is rapidly widening. Hence, a new technique to address this issue needs to be devised. In this paper, we experimentally demonstrate the complete scheme of wavelength division multiplexing enabled memory write operation in the desired memory location using single mode Fabry-Perot laser diodes (SMFP-LDs). For a proof of concept, we demonstrate writing a stream of data bits at 10 Gbps data rate in a memory unit, which consists of four single bit SR latches with a unique address. The input data bits are stored in the respective latch of the memory bank in accordance with the address bit set along with a write instruction. A higher order of memory units with address decoding can be realized by increasing the higher order of decoder and the memory units. The observed optical domain waveforms at the respective nodes of each block, eye diagram, SNR, and BER prove the verification of writing input data to the desired memory locations using SMFP-LDs. We observed an extinction ratio of more than 12 dB, no noise floor at the BER of 10−12 and a maximum power penalty of about 2.5 dB in the proposed scheme.",
author = "Bikash Nakarmi and Ukaegbu, {Ikechi Augustine} and Hao Chen and Yong-Hyub Won and Shilong Pan",
year = "2019",
month = "11",
day = "19",
language = "English",
volume = "25",
journal = "IEEE Journal of Selected Topics in Quantum Electronics",
issn = "1077-260X",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - Writing 10 Gbps Data Bits with Addressing Using External Cavity Based SMFP-LDs

AU - Nakarmi, Bikash

AU - Ukaegbu, Ikechi Augustine

AU - Chen, Hao

AU - Won, Yong-Hyub

AU - Pan, Shilong

PY - 2019/11/19

Y1 - 2019/11/19

N2 - Memory accessing is one of the challenging issues for utilizing the improvements in processor speed. Due to the rapid enhancement on processor speed compared to memory accessing technique, the gap between a memory accessing and processor speed is rapidly widening. Hence, a new technique to address this issue needs to be devised. In this paper, we experimentally demonstrate the complete scheme of wavelength division multiplexing enabled memory write operation in the desired memory location using single mode Fabry-Perot laser diodes (SMFP-LDs). For a proof of concept, we demonstrate writing a stream of data bits at 10 Gbps data rate in a memory unit, which consists of four single bit SR latches with a unique address. The input data bits are stored in the respective latch of the memory bank in accordance with the address bit set along with a write instruction. A higher order of memory units with address decoding can be realized by increasing the higher order of decoder and the memory units. The observed optical domain waveforms at the respective nodes of each block, eye diagram, SNR, and BER prove the verification of writing input data to the desired memory locations using SMFP-LDs. We observed an extinction ratio of more than 12 dB, no noise floor at the BER of 10−12 and a maximum power penalty of about 2.5 dB in the proposed scheme.

AB - Memory accessing is one of the challenging issues for utilizing the improvements in processor speed. Due to the rapid enhancement on processor speed compared to memory accessing technique, the gap between a memory accessing and processor speed is rapidly widening. Hence, a new technique to address this issue needs to be devised. In this paper, we experimentally demonstrate the complete scheme of wavelength division multiplexing enabled memory write operation in the desired memory location using single mode Fabry-Perot laser diodes (SMFP-LDs). For a proof of concept, we demonstrate writing a stream of data bits at 10 Gbps data rate in a memory unit, which consists of four single bit SR latches with a unique address. The input data bits are stored in the respective latch of the memory bank in accordance with the address bit set along with a write instruction. A higher order of memory units with address decoding can be realized by increasing the higher order of decoder and the memory units. The observed optical domain waveforms at the respective nodes of each block, eye diagram, SNR, and BER prove the verification of writing input data to the desired memory locations using SMFP-LDs. We observed an extinction ratio of more than 12 dB, no noise floor at the BER of 10−12 and a maximum power penalty of about 2.5 dB in the proposed scheme.

M3 - Article

VL - 25

JO - IEEE Journal of Selected Topics in Quantum Electronics

JF - IEEE Journal of Selected Topics in Quantum Electronics

SN - 1077-260X

IS - 6

ER -